Your search returned 2 results.

Sort
Results
1.
Wafer-level Testing and Test During Burn-in for Integrated Circuits

by Bahukudumbi, Sudarshan.-Chakrabarty, Krishnendu.

Series: Artech House Integrated Microsystems SeriesMaterial type: Text Text Language: English Publication details: Artech House, Inc. 2010Online access: Click here to access online Availability: Items available for reference: VJEC Central Library: Not for loan (1).

2.
Lab-on-a-chip Techniques, Circuits, and Biomedical Applications

by Ghallab, Yehya H.-Badawy, Wael.

Series: Artech House Integrated Microsystems SeriesMaterial type: Text Text Language: English Publication details: Artech House, Inc. 2010Online access: Click here to access online Availability: Items available for reference: VJEC Central Library: Not for loan (1).

Pages
Copyright © 2021 Vimal Jyothi Engineering College. All Rights Reserved.

Powered by Koha