System-on-Chip Test Architectures Nanometer Design for Testability
Material type: TextLanguage: English Series: The Morgan Kaufmann Series in Systems on SiliconPublication details: Morgan Kaufmann 2008 ISBN: 9780080556802Subject(s): Integrated circuits--Very large scale integration--Design.,Integrated circuits--Very large scale integration--Testing.,Systems on a chip--Testing | TECHNOLOGY & ENGINEERING / Industrial Design / ProductDDC classification: 621.39/5 LOC classification: TK7895.E42 S978 2008ebOnline resources: Click here to access onlineItem type | Current library | Call number | Status | Date due | Barcode |
---|---|---|---|---|---|
E-Books | VJEC Central Library | Not for loan |
There are no comments on this title.